matlab小菜鸟求高手帮忙simulink仿真问题_matlab吧_百度贴吧
&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&签到排名：今日本吧第个签到，本吧因你更精彩，明天继续来努力！
本吧签到人数：0成为超级会员，使用一键签到本月漏签0次！成为超级会员，赠送8张补签卡连续签到：天&&累计签到：天超级会员单次开通12个月以上，赠送连续签到卡3张
关注：130,207贴子：
matlab小菜鸟求高手帮忙simulink仿真问题收藏
这是仿真图，输入，输出部分连接有问题下面是要仿真的电路原图上面的可变电阻设定的定值，如果有高手，能表示出完整的可变电阻，小弟感激不尽。。由于上附件要5J，就把仿真源文件贴在2L了。。期待高手解答，膜拜之。。。
matlab编程_MATLAB论坛创始人主讲_丰富的MATAB实战技巧与培训经验_提高分析实战能力颁发国家认证证书,咨询:010-
MdlSubVersion
GraphicalInterface {
NumRootInports
NumRootOutports
ParameterArgumentNames
ComputedModelVersion
NumModelReferences
NumTestPointedSignals
SavedCharacterEncoding
SaveDefaultBlockParams
ScopeRefreshTime
OverrideScopeRefreshTime on
DisableAllScopes
DataTypeOverride
"UseLocalSettings"
DataTypeOverrideAppliesTo "AllNumericTypes"
MinMaxOverflowLogging
"UseLocalSettings"
MinMaxOverflowArchiveMode "Overwrite"
MaxMDLFileLineLength
UserBdParams
"PhysicalModelingCPhysicalModelingParameterCPhysicalModelingProducts"
PhysicalModelingChecksum ""
PhysicalModelingParameterChecksum ""
PhysicalModelingProducts "Simscape"
"Tue Jul 09 20:14:50 2013"
UpdateHistory
"UpdateHistoryNever"
ModifiedByFormat
LastModifiedBy
ModifiedDateFormat
LastModifiedDate
"Thu Jul 11 12:42:09 2013"
RTWModifiedTimeStamp
ModelVersionFormat
"1.%&AutoIncrement:4&"
ConfigurationManager
SampleTimeColors
SampleTimeAnnotations
LibraryLinkDisplay
ShowLineDimensions
ShowPortDataTypes
ShowLoopsOnError
IgnoreBidirectionalLines off
ShowStorageClass
ShowTestPointIcons
ShowSignalResolutionIcons on
ShowViewerIcons
SortedOrder
ExecutionContextIcon
ShowLinearizationAnnotations on
BlockNameDataTip
BlockParametersDataTip
BlockDescriptionStringDataTip off
BrowserShowLibraryLinks off
BrowserLookUnderMasks
SimulationMode
LinearizationMsg
ParamWorkspaceSource
"MATLABWorkspace"
AccelSystemTargetFile
"accel.tlc"
AccelTemplateMakefile
"accel_default_tmf"
AccelMakeCommand
"make_rtw"
TryForcingSFcnDF
RecordCoverage
CovSaveName
CovMetricSettings
CovNameIncrementing
CovHtmlReporting
CovForceBlockReductionOff on
covSaveCumulativeToWorkspaceVar on
CovSaveSingleToWorkspaceVar on
CovCumulativeVarName
"covCumulativeData"
CovCumulativeReport
CovReportOnPause
CovModelRefEnable
CovExternalEMLEnable
ExtModeBatchMode
ExtModeEnableFloating
ExtModeTrigType
ExtModeTrigMode
ExtModeTrigPort
ExtModeTrigElement
ExtModeTrigDuration
ExtModeTrigDurationFloating "auto"
ExtModeTrigHoldOff
ExtModeTrigDelay
ExtModeTrigDirection
ExtModeTrigLevel
ExtModeArchiveMode
ExtModeAutoIncOneShot
ExtModeIncDirWhenArm
ExtModeAddSuffixToVar
ExtModeWriteAllDataToWs off
ExtModeArmWhenConnect
ExtModeSkipDownloadWhenConnect off
ExtModeLogAll
ExtModeAutoUpdateStatusClock on
BufferReuse
ShowModelReferenceBlockVersion off
ShowModelReferenceBlockIO off
Simulink.ConfigSet {
Array { Type
"Handle" Dimension
9 Simulink.SolverCC {
InitialStep
MaxNumMinSteps
ZcThreshold
ConsecutiveZCsStepRelTol "10*128*eps"
MaxConsecutiveZCs
ExtrapolationOrder
NumberNewtonIterations
MaxConsecutiveMinStep
SolverMode
ConcurrentTasks
SolverName
SolverJacobianMethodControl "auto"
ShapePreserveControl
"DisableAll"
ZeroCrossControl
"UseLocalSettings"
ZeroCrossAlgorithm
"Nonadaptive"
AlgebraicLoopSolver
"TrustRegion"
SolverResetMethod
PositivePriorityOrder
AutoInsertRateTranBlk
SampleTimeConstraint
"Unconstrained"
InsertRTBMode
"Whenever possible" }
Simulink.DataIOCC {
Decimation
ExternalInput
FinalStateName
InitialState
"xInitial"
LimitDataPoints
MaxDataPoints
LoadExternalInput
LoadInitialState
SaveFinalState
SaveCompleteFinalSimState off
SaveFormat
SaveOutput
SignalLogging
DSMLogging
InspectSignalLogs
ReturnWorkspaceOutputs
StateSaveName
TimeSaveName
OutputSaveName
SignalLoggingName
DSMLoggingName
OutputOption
"RefineOutputTimes"
OutputTimes
ReturnWorkspaceOutputsName "out"
"1" } Simulink.OptimizationCC {
"BooleansAsBitfields"
"PassReuseOutputArgsAs"
"PassReuseOutputArgsThreshold"
"ZeroExternalMemoryAtStartup"
"ZeroInternalMemoryAtStartup"
"OptimizeModelRefInitCode"
"NoFixptDivByZeroProtection"
"UseSpecifiedMinMax"
"DisabledProps"
BlockReduction
BooleanDataType
ConditionallyExecuteInputs on
InlineParams
UseIntDivNetSlope
UseSpecifiedMinMax
InlineInvariantSignals
OptimizeBlockIOStorage
BufferReuse
EnhancedBackFolding
StrengthReduction
ExpressionFolding
BooleansAsBitfields
BitfieldContainerType
EnableMemcpy
MemcpyThreshold
PassReuseOutputArgsAs
"Structure reference"
ExpressionDepthLimit
FoldNonRolledExpr
LocalBlockOutputs
RollThreshold
SystemCodeInlineAuto
StateBitsets
DataBitsets
UseTempVars
ZeroExternalMemoryAtStartup on
ZeroInternalMemoryAtStartup on
InitFltsAndDblsToZero
NoFixptDivByZeroProtection off
EfficientFloat2IntCast
EfficientMapNaN2IntZero on
OptimizeModelRefInitCode off
MaxStackSize
"Inherit from target"
BufferReusableBoundary
SimCompilerOptimization "Off"
AccelVerboseBuild
off } Simulink.DebuggingCC {
ConsistencyChecking
ArrayBoundsChecking
SignalInfNanChecking
SignalRangeChecking
ReadBeforeWriteMsg
"UseLocalSettings"
WriteAfterWriteMsg
"UseLocalSettings"
WriteAfterReadMsg
"UseLocalSettings"
AlgebraicLoopMsg
ArtificialAlgebraicLoopMsg "warning"
SaveWithDisabledLinksMsg "warning"
SaveWithParameterizedLinksMsg "warning"
CheckSSInitialOutputMsg on
UnderspecifiedInitializationDetection "Classic"
MergeDetectMultiDrivingBlocksExec "none"
CheckExecutionContextPreStartOutputMsg off
CheckExecutionContextRuntimeOutputMsg off
SignalResolutionControl "UseLocalSettings"
BlockPriorityViolationMsg "warning"
MinStepSizeMsg
TimeAdjustmentMsg
MaxConsecutiveZCsMsg
MaskedZcDiagnostic
IgnoredZcDiagnostic
SolverPrmCheckMsg
InheritedTsInSrcMsg
DiscreteInheritContinuousMsg "warning"
MultiTaskDSMMsg
MultiTaskCondExecSysMsg "error"
MultiTaskRateTransMsg
SingleTaskRateTransMsg
TasksWithSamePriorityMsg "warning"
SigSpecEnsureSampleTimeMsg "warning"
CheckMatrixSingularityMsg "none"
IntegerOverflowMsg
Int32ToFloatConvMsg
ParameterDowncastMsg
ParameterOverflowMsg
ParameterUnderflowMsg
ParameterPrecisionLossMsg "warning"
ParameterTunabilityLossMsg "warning"
FixptConstUnderflowMsg
FixptConstOverflowMsg
FixptConstPrecisionLossMsg "none"
UnderSpecifiedDataTypeMsg "none"
UnnecessaryDatatypeConvMsg "none"
VectorMatrixConversionMsg "none"
InvalidFcnCallConnMsg
FcnCallInpInsideContextMsg "Use local settings"
SignalLabelMismatchMsg
UnconnectedInputMsg
UnconnectedOutputMsg
UnconnectedLineMsg
SFcnCompatibilityMsg
UniqueDataStoreMsg
BusObjectLabelMismatch
RootOutportRequireBusObject "warning"
AssertControl
"UseLocalSettings"
EnableOverflowDetection off
ModelReferenceIOMsg
ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
ModelReferenceVersionMismatchMessage "none"
ModelReferenceIOMismatchMessage "none"
ModelReferenceCSMismatchMessage "none"
UnknownTsInhSupMsg
ModelReferenceDataLoggingMessage "warning"
ModelReferenceSymbolNameMessage "warning"
ModelReferenceExtraNoncontSigs "error"
StateNameClashWarn
SimStateInterfaceChecksumMismatchMsg "warning"
InitInArrayFormatMsg
StrictBusMsg
"ErrorLevel1"
BusNameAdapt
"WarnAndRepair"
NonBusSignalsTreatedAsBus "none"
LoggingUnavailableSignals "error"
BlockIODiagnostic
SFUnusedDataAndEventsDiag "warning"
SFUnexpectedBacktrackingDiag "warning"
SFInvalidInputDataAccessInChartInitDiag "warning"
SFNoUnconditionalDefaultTransitionDiag "warning"
SFTransitionOutsideNaturalParentDiag "warning" }
Simulink.HardwareCC {
ProdBitPerChar
ProdBitPerShort
ProdBitPerInt
ProdBitPerLong
ProdBitPerFloat
ProdBitPerDouble
ProdBitPerPointer
ProdLargestAtomicInteger "Char"
ProdLargestAtomicFloat
ProdIntDivRoundTo
"Undefined"
ProdEndianess
"Unspecified"
ProdWordSize
ProdShiftRightIntArith
ProdHWDeviceType
"32-bit Generic"
TargetBitPerChar
TargetBitPerShort
TargetBitPerInt
TargetBitPerLong
TargetBitPerFloat
TargetBitPerDouble
TargetBitPerPointer
TargetLargestAtomicInteger "Char"
TargetLargestAtomicFloat "None"
TargetShiftRightIntArith on
TargetIntDivRoundTo
"Undefined"
TargetEndianess
"Unspecified"
TargetWordSize
TargetTypeEmulationWarnSuppressLevel 0
TargetPreprocMaxBitsSint 32
TargetPreprocMaxBitsUint 32
TargetHWDeviceType
"Specified"
TargetUnknown
ProdEqTarget
on } Simulink.ModelReferenceCC {
UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
CheckModelReferenceTargetMessage "error"
EnableParallelModelReferenceBuilds off
ParallelModelReferenceErrorOnInvalidPool on
ParallelModelReferenceMATLABWorkerInit "None"
ModelReferenceNumInstancesAllowed "Multi"
PropagateVarSize
"Infer from blocks in model"
ModelReferencePassRootInputsByReference on
ModelReferenceMinAlgLoopOccurrences off
PropagateSignalLabelsOutOfModel off
SupportModelReferenceSimTargetCustomCode off } Simulink.SFSimCC {
SFSimEnableDebug
SFSimOverflowDetection
SimExtrinsic
SimIntegrity
SimUseLocalCustomCode
SimParseCustomCode
SimBuildMode
"sf_incremental_build" } Simulink.RTWCC {
$BackupClass
"Simulink.RTWCC"
"IncludeHyperlinkInReport"
"GenerateTraceInfo"
"GenerateTraceReport"
"GenerateTraceReportSl"
"GenerateTraceReportSf"
"GenerateTraceReportEml"
"GenerateSLWebview"
"DisabledProps"
SystemTargetFile
GenCodeOnly
MakeCommand
"make_rtw"
GenerateMakefile
TemplateMakefile
"grt_default_tmf"
GenerateReport
RTWVerbose
RetainRTWFile
ProfileTLC
TLCCoverage
ProcessScriptMode
ConfigurationMode
"Optimized"
ConfigAtBuild
RTWUseLocalCustomCode
RTWUseSimCustomCode
IncludeHyperlinkInReport off
LaunchReport
TargetLang
IncludeBusHierarchyInRTWFileBlockHierarchyMap off
IncludeERTFirstTime
GenerateTraceInfo
GenerateTraceReport
GenerateTraceReportSl
GenerateTraceReportSf
GenerateTraceReportEml
GenerateCodeInfo
GenerateSLWebview
RTWCompilerOptimization "Off"
CheckMdlBeforeBuild
CustomRebuildMode
"OnUpdate"
Simulink.CodeAppCC {
"IgnoreCustomStorageClasses"
"IgnoreTestpoints"
"InsertBlockDesc"
"InsertPolySpaceComments"
"SFDataObjDesc"
"MATLABFcnDesc"
"SimulinkDataObjDesc"
"DefineNamingRule"
"SignalNamingRule"
"ParamNamingRule"
"InlinedPrmAccess"
"CustomSymbolStr"
"CustomSymbolStrGlobalVar"
"CustomSymbolStrType"
"CustomSymbolStrField"
"CustomSymbolStrFcn"
"CustomSymbolStrFcnArg"
"CustomSymbolStrBlkIO"
"CustomSymbolStrTmpVar"
"CustomSymbolStrMacro"
"ReqsInCode"
"DisabledProps"
ForceParamTrailComments off
GenerateComments
IgnoreCustomStorageClasses on
IgnoreTestpoints
IncHierarchyInIds
MaxIdLength
PreserveName
PreserveNameWithParent
ShowEliminatedStatement off
IncAutoGenComments
SimulinkDataObjDesc
SFDataObjDesc
MATLABFcnDesc
IncDataTypeInIds
MangleLength
CustomSymbolStrGlobalVar "$R$N$M"
CustomSymbolStrType
CustomSymbolStrField
CustomSymbolStrFcn
"$R$N$M$F"
CustomSymbolStrFcnArg
"rt$I$N$M"
CustomSymbolStrBlkIO
"rtb_$N$M"
CustomSymbolStrTmpVar
CustomSymbolStrMacro
DefineNamingRule
ParamNamingRule
SignalNamingRule
InsertBlockDesc
InsertPolySpaceComments off
SimulinkBlockComments
MATLABSourceComments
EnableCustomComments
InlinedPrmAccess
"Literals"
ReqsInCode
UseSimReservedNames
Simulink.GRTTargetCC {
$BackupClass
"Simulink.TargetCC"
"GeneratePreprocessorConditionals"
"IncludeMdlTerminateFcn"
"CombineOutputUpdateFcns"
"SuppressErrorStatus"
"ERTCustomFileBanners"
"GenerateSampleERTMain"
"GenerateTestInterfaces"
"ModelStepFunctionPrototypeControlCompliant"
"CPPClassGenCompliant"
"MultiInstanceERTCode"
"PurelyIntegerCode"
"SupportComplex"
"SupportAbsoluteTime"
"SupportContinuousTime"
"SupportNonInlinedSFcns"
"PortableWordSizes"
"DisabledProps"
TargetFcnLib
"ansi_tfl_table_tmw.mat"
TargetLibSuffix
TargetPreCompLibLocation ""
TargetFunctionLibrary
UtilityFuncGeneration
ERTMultiwordTypeDef
"System defined"
ERTCodeCoverageTool
ERTMultiwordLength
MultiwordLength
GenerateFullHeader
GenerateSampleERTMain
GenerateTestInterfaces
IsPILTarget
ModelReferenceCompliant on
ParMdlRefBuildCompliant on
CompOptLevelCompliant
IncludeMdlTerminateFcn
GeneratePreprocessorConditionals "Disable all"
CombineOutputUpdateFcns off
CombineSignalStateStructs off
SuppressErrorStatus
ERTFirstTimeCompliant
IncludeFileDelimiter
ERTCustomFileBanners
SupportAbsoluteTime
LogVarNameModifier
MatFileLogging
MultiInstanceERTCode
SupportNonFinite
SupportComplex
PurelyIntegerCode
SupportContinuousTime
SupportNonInlinedSFcns
SupportVariableSizeSignals off
EnableShiftOperators
ParenthesesLevel
PortableWordSizes
ModelStepFunctionPrototypeControlCompliant off
CPPClassGenCompliant
AutosarCompliant
ExtModeStaticAlloc
ExtModeTesting
ExtModeStaticAllocSize
ExtModeTransport
ExtModeMexFile
"ext_comm"
ExtModeIntrfLevel
RTWCAPISignals
RTWCAPIParams
RTWCAPIStates
GenerateASAP2
"Components"
} } SSC.SimscapeCC {
"DisabledProps"
"Simscape"
EditingMode
ExplicitSolverDiagnosticOptions "warning"
InputDerivativeDiagnosticOptions "warning"
GlobalZcOffDiagnosticOptions "warning"
SimscapeLogType
SimscapeLogName
SimscapeLogDecimation
SimscapeLogLimitData
SimscapeLogDataHistory
5000 } PropName
"Components"
"Configuration"
CurrentDlgPage
ConfigPrmDlgPosition
" [ 243, 69,
"ConfigurationSets"
Simulink.ConfigSet {
"ActiveConfigurationSet"
BlockDefaults {
ForegroundColor
BackgroundColor
DropShadow
NamePlacement
"Helvetica"
FontWeight
BlockRotation
BlockMirror
AnnotationDefaults {
HorizontalAlignment
VerticalAlignment
ForegroundColor
BackgroundColor
DropShadow
"Helvetica"
FontWeight
UseDisplayTextAsClickCallback off
LineDefaults {
"Helvetica"
FontWeight
BlockParameterDefaults {
ModelBased
TickLabels
"OneTimeTick"
SaveToWorkspace
"ScopeData"
LimitDataPoints
MaxDataPoints
Decimation
SampleInput
SampleTime
ModelBrowserVisibility
ModelBrowserWidth
ScreenColor
PaperOrientation
"landscape"
PaperPositionMode
PaperUnits
"centimeters"
TiledPaperMargins
[1....270000]
TiledPageScale
ShowPageBoundaries
ZoomFactor
ReportName
"simulink-default.rpt"
SIDHighWatermark
"Band-Limited\nWhite Noise"
[225, 415, 255, 445]
LibraryVersion
SourceBlock
"simulink/Sources/Band-Limited\nWhite Noise"
SourceType
"Band-Limited White Noise."
ShowPortLabels
"FromPortIcon"
SystemSampleTime
FunctionWithSeparateData off
RTWMemSecFuncInitTerm
"Inherit from model"
RTWMemSecFuncExecute
"Inherit from model"
RTWMemSecDataConstants
"Inherit from model"
RTWMemSecDataInternal
"Inherit from model"
RTWMemSecDataParameters "Inherit from model"
GeneratePreprocessorConditionals off
VectorParams1D
"Capacitor"
[0, 0, 0, 0, 0, 1, 1]
[590, 410, 630, 450]
LibraryVersion
DialogController
"NetworkEngine.DynNeDlgSource"
SourceBlock
"fl_lib/Electrical/Electrical Elements/Capacitor"
SourceType
"Capacitor"
ShowPortLabels
"FromPortIcon"
SystemSampleTime
FunctionWithSeparateData off
RTWMemSecFuncInitTerm
"Inherit from model"
RTWMemSecFuncExecute
"Inherit from model"
RTWMemSecDataConstants
"Inherit from model"
RTWMemSecDataInternal
"Inherit from model"
RTWMemSecDataParameters "Inherit from model"
GeneratePreprocessorConditionals off
ComponentPath
"foundation.electrical.elements.capacitor"
"capacitor"
SchemaVersion
LocalVarNames
LocalVarDescs
"|i|v|Internal variable for voltage across capacitor term"
LocalVarLogging
"Capacitor1"
[0, 0, 0, 0, 0, 1, 1]
[395, 460, 435, 500]
BlockRotation
NamePlacement
"alternate"
LibraryVersion
DialogController
"NetworkEngine.DynNeDlgSource"
SourceBlock
"fl_lib/Electrical/Electrical Elements/Capacitor"
SourceType
"Capacitor"
ShowPortLabels
"FromPortIcon"
SystemSampleTime
FunctionWithSeparateData off
RTWMemSecFuncInitTerm
"Inherit from model"
RTWMemSecFuncExecute
"Inherit from model"
RTWMemSecDataConstants
"Inherit from model"
RTWMemSecDataInternal
"Inherit from model"
RTWMemSecDataParameters "Inherit from model"
GeneratePreprocessorConditionals off
ComponentPath
"foundation.electrical.elements.capacitor"
"capacitor"
SchemaVersion
LocalVarNames
LocalVarDescs
"|i|v|Internal variable for voltage across capacitor term"
LocalVarLogging
"Electrical Reference"
[0, 0, 0, 0, 0, 1]
[405, 355, 445, 395]
BlockRotation
BlockMirror
LibraryVersion
DialogController
"NetworkEngine.DynNeDlgSource"
SourceBlock
"fl_lib/Electrical/Electrical Elements/Electrical Reference"
SourceType
"Electrical Reference"
ShowPortLabels
"FromPortIcon"
SystemSampleTime
FunctionWithSeparateData off
RTWMemSecFuncInitTerm
"Inherit from model"
RTWMemSecFuncExecute
"Inherit from model"
RTWMemSecDataConstants
"Inherit from model"
RTWMemSecDataInternal
"Inherit from model"
RTWMemSecDataParameters "Inherit from model"
GeneratePreprocessorConditionals off
ComponentPath
"foundation.electrical.elements.reference"
"reference"
SchemaVersion
LocalVarNames
LocalVarDescs
LocalVarLogging
"Electrical Reference1"
[0, 0, 0, 0, 0, 1]
[395, 540, 435, 580]
BlockRotation
BlockMirror
LibraryVersion
DialogController
"NetworkEngine.DynNeDlgSource"
SourceBlock
"fl_lib/Electrical/Electrical Elements/Electrical Reference"
SourceType
"Electrical Reference"
ShowPortLabels
"FromPortIcon"
SystemSampleTime
FunctionWithSeparateData off
RTWMemSecFuncInitTerm
"Inherit from model"
RTWMemSecFuncExecute
"Inherit from model"
RTWMemSecDataConstants
"Inherit from model"
RTWMemSecDataInternal
"Inherit from model"
RTWMemSecDataParameters "Inherit from model"
GeneratePreprocessorConditionals off
ComponentPath
"foundation.electrical.elements.reference"
"reference"
SchemaVersion
LocalVarNames
LocalVarDescs
LocalVarLogging
"Electrical Reference2"
[0, 0, 0, 0, 0, 1]
[645, 555, 685, 595]
BlockRotation
BlockMirror
LibraryVersion
DialogController
"NetworkEngine.DynNeDlgSource"
SourceBlock
"fl_lib/Electrical/Electrical Elements/Electrical Reference"
SourceType
"Electrical Reference"
ShowPortLabels
"FromPortIcon"
SystemSampleTime
FunctionWithSeparateData off
RTWMemSecFuncInitTerm
"Inherit from model"
RTWMemSecFuncExecute
"Inherit from model"
RTWMemSecDataConstants
"Inherit from model"
RTWMemSecDataInternal
"Inherit from model"
RTWMemSecDataParameters "Inherit from model"
GeneratePreprocessorConditionals off
ComponentPath
"foundation.electrical.elements.reference"
"reference"
SchemaVersion
LocalVarNames
LocalVarDescs
LocalVarLogging
[0, 0, 0, 0, 0, 2, 1]
[710, 287, 940, 478]
LibraryVersion
DialogController
"NetworkEngine.DynNeDlgSource"
SourceBlock
"fl_lib/Electrical/Electrical Elements/Op-Amp"
SourceType
ShowPortLabels
"FromPortIcon"
SystemSampleTime
FunctionWithSeparateData off
RTWMemSecFuncInitTerm
"Inherit from model"
RTWMemSecFuncExecute
"Inherit from model"
RTWMemSecDataConstants
"Inherit from model"
RTWMemSecDataInternal
"Inherit from model"
RTWMemSecDataParameters "Inherit from model"
GeneratePreprocessorConditionals off
ComponentPath
"foundation.electrical.elements.op_amp"
SchemaVersion
LocalVarNames
"|i1|v1|outI"
LocalVarDescs
"|i1|v1|outI"
LocalVarLogging
[0, 0, 0, 0, 0, 2, 1]
[995, 12, ]
LibraryVersion
DialogController
"NetworkEngine.DynNeDlgSource"
SourceBlock
"fl_lib/Electrical/Electrical Elements/Op-Amp"
SourceType
ShowPortLabels
"FromPortIcon"
SystemSampleTime
FunctionWithSeparateData off
RTWMemSecFuncInitTerm
"Inherit from model"
RTWMemSecFuncExecute
"Inherit from model"
RTWMemSecDataConstants
"Inherit from model"
RTWMemSecDataInternal
"Inherit from model"
RTWMemSecDataParameters "Inherit from model"
GeneratePreprocessorConditionals off
ComponentPath
"foundation.electrical.elements.op_amp"
SchemaVersion
LocalVarNames
"|i1|v1|outI"
LocalVarDescs
"|i1|v1|outI"
LocalVarLogging
[0, 0, 0, 0, 0, 1, 1]
[770, 176, 810, 204]
BlockMirror
LibraryVersion
DialogController
"NetworkEngine.DynNeDlgSource"
SourceBlock
"fl_lib/Electrical/Electrical Elements/Resistor"
SourceType
"Resistor"
ShowPortLabels
"FromPortIcon"
SystemSampleTime
FunctionWithSeparateData off
RTWMemSecFuncInitTerm
"Inherit from model"
RTWMemSecFuncExecute
"Inherit from model"
RTWMemSecDataConstants
"Inherit from model"
RTWMemSecDataInternal
"Inherit from model"
RTWMemSecDataParameters "Inherit from model"
GeneratePreprocessorConditionals off
ComponentPath
"foundation.electrical.elements.resistor"
"resistor"
SchemaVersion
LocalVarNames
LocalVarDescs
LocalVarLogging
"Resistor"
[0, 0, 0, 0, 0, 1, 1]
[310, 416, 350, 444]
LibraryVersion
DialogController
"NetworkEngine.DynNeDlgSource"
SourceBlock
"fl_lib/Electrical/Electrical Elements/Resistor"
SourceType
"Resistor"
ShowPortLabels
"FromPortIcon"
SystemSampleTime
FunctionWithSeparateData off
RTWMemSecFuncInitTerm
"Inherit from model"
RTWMemSecFuncExecute
"Inherit from model"
RTWMemSecDataConstants
"Inherit from model"
RTWMemSecDataInternal
"Inherit from model"
RTWMemSecDataParameters "Inherit from model"
GeneratePreprocessorConditionals off
ComponentPath
"foundation.electrical.elements.resistor"
"resistor"
SchemaVersion
LocalVarNames
LocalVarDescs
LocalVarLogging
"Resistor1"
[0, 0, 0, 0, 0, 1, 1]
[565, 321, 605, 349]
BlockMirror
LibraryVersion
DialogController
"NetworkEngine.DynNeDlgSource"
SourceBlock
"fl_lib/Electrical/Electrical Elements/Resistor"
SourceType
"Resistor"
ShowPortLabels
"FromPortIcon"
SystemSampleTime
FunctionWithSeparateData off
RTWMemSecFuncInitTerm
"Inherit from model"
RTWMemSecFuncExecute
"Inherit from model"
RTWMemSecDataConstants
"Inherit from model"
RTWMemSecDataInternal
"Inherit from model"
RTWMemSecDataParameters "Inherit from model"
GeneratePreprocessorConditionals off
ComponentPath
"foundation.electrical.elements.resistor"
"resistor"
SchemaVersion
LocalVarNames
LocalVarDescs
LocalVarLogging
"Resistor2"
[0, 0, 0, 0, 0, 1, 1]
[651, 480, 679, 520]
BlockRotation
NamePlacement
"alternate"
LibraryVersion
DialogController
"NetworkEngine.DynNeDlgSource"
SourceBlock
"fl_lib/Electrical/Electrical Elements/Resistor"
SourceType
"Resistor"
ShowPortLabels
"FromPortIcon"
SystemSampleTime
FunctionWithSeparateData off
RTWMemSecFuncInitTerm
"Inherit from model"
RTWMemSecFuncExecute
"Inherit from model"
RTWMemSecDataConstants
"Inherit from model"
RTWMemSecDataInternal
"Inherit from model"
RTWMemSecDataParameters "Inherit from model"
GeneratePreprocessorConditionals off
ComponentPath
"foundation.electrical.elements.resistor"
"resistor"
SchemaVersion
LocalVarNames
LocalVarDescs
LocalVarLogging
"Resistor3"
[0, 0, 0, 0, 0, 1, 1]
[506, 480, 534, 520]
BlockRotation
NamePlacement
"alternate"
LibraryVersion
DialogController
"NetworkEngine.DynNeDlgSource"
SourceBlock
"fl_lib/Electrical/Electrical Elements/Resistor"
SourceType
"Resistor"
ShowPortLabels
"FromPortIcon"
SystemSampleTime
FunctionWithSeparateData off
RTWMemSecFuncInitTerm
"Inherit from model"
RTWMemSecFuncExecute
"Inherit from model"
RTWMemSecDataConstants
"Inherit from model"
RTWMemSecDataInternal
"Inherit from model"
RTWMemSecDataParameters "Inherit from model"
GeneratePreprocessorConditionals off
ComponentPath
"foundation.electrical.elements.resistor"
"resistor"
SchemaVersion
LocalVarNames
LocalVarDescs
LocalVarLogging
[188, 390, 512, 629]
NumInputPorts
List { ListType
AxesTitles axes1
"%&SignalLabel&"
DataFormat
"StructureWithTime"
SampleTime
"Connection"
[665, 430; 0, 35]
"Resistor2"
Branch { ConnectType
"SRC_SRC" DstBlock
"Op-Amp" DstPort
Branch { ConnectType
"SRC_DEST" SrcBlock
"Capacitor" SrcPort
RConn1 Points
"Connection"
"Resistor"
Branch { ConnectType
"DEST_SRC" Points
[105, 0] Branch {
ConnectType
"DEST_SRC"
"Capacitor"
LConn1 } Branch {
ConnectType
"DEST_SRC"
"Resistor3"
Branch { ConnectType
"DEST_SRC" DstBlock
"Capacitor1" DstPort
"Connection"
[-85, 0; 0, 145]
Branch { ConnectType
"DEST_SRC" DstBlock
"Op-Amp" DstPort
Branch { ConnectType
"DEST_SRC" DstBlock
"Resistor1" DstPort
"Band-Limited\nWhite Noise"
"Connection"
[140, 0; 0, 190]
Branch { ConnectType
"DEST_SRC" Points
[0, 5] DstBlock
"Op-Amp" DstPort
Branch { ConnectType
"DEST_DEST" Labels
[2, 0] SrcBlock
"Resistor3" SrcPort
RConn1 Points
[445, 0; 0, -155]
[940, 385]
"Connection"
"Electrical Reference"
"Resistor1"
"Connection"
"Capacitor1"
"Electrical Reference1"
"Connection"
"Resistor2"
"Electrical Reference2"
楼主还在吗，请教可变电阻问题~
登录百度帐号推荐应用
为兴趣而生，贴吧更懂你。或